

Scale Length Determination of Gate All Around (Regular Hexagonal Cross Section) Junctionless Transistor

Kaushik Chandra Deva Sarma and Santanu Sharma

Department of Electronics and Communication, CIT, Kokrajhar, Assam, India
kcd.sarma@cit.ac.in

Department of Electronics and Communication, Tezpur University, Tezpur, Assam
, India sss@tezu.ernet.in

Abstract:

This paper presents scale length determination of Gate all around (Regular Hexagonal cross section) Junctionless Transistor. The scale length expression is obtained by solving the 3D Poisson's equation. Variation of scale length with gate oxide thickness, side length of the hexagon and dielectric constant are shown. The Transverse and central electrostatic potential profiles are also shown for different values of gate oxide thickness, side length of the hexagon, channel length, drain voltage, and gate voltage. Longitudinal electric field profile for different value of drain voltage is also shown. The scale length value decreases with decreasing gate oxide thickness and side length of the hexagon and increasing dielectric constant.

Key Words: Hexagonal Cross Section, Junctionless Transistor, Poisson's Equation, Scale Length

I. INTRODUCTION

In the last few decades, tremendous advancements in the field of VLSI design increased the need of ultra miniaturization of devices that in turn increased the need of alternative to conventional MOSFETs. As a result, new devices and device structures are being investigated. Out of which Junction less transistor (JLT) is a device showing great potential in the field of VLSI design. The theory of JLT is reported in [1]-[4]. In this paper, we are investigating Gate all around (regular hexagonal cross section) fully depleted JLT. Hexagonal structure has the advantages of having a very high packing density and a comparatively lower corner effect than the square and triangular structures. In the investigation of a device for miniaturization, one of the most

important parameters is scale length. The scale length expression for the device is obtained by solving the Poisson's equation for transverse electrostatic potential. The scale length is the length of the portion of the channel that is under the control of drain [5]. The channel length of the device should be 5-10 times of the scale length to avoid short channel effect [5].

II. SCALE LENGTH DETERMINATION




Fig1: Hexagonal JLT

The 2 D Poisson's equation for JLT can be written as [5],

$$\frac{d^2\phi(x,y,z)}{dx^2} + \frac{d^2\phi(x,y,z)}{dy^2} + \frac{d^2\phi(x,y,z)}{dz^2} = \frac{qNa}{\epsilon_{si}} \quad (1)$$

One solution of Poisson's equation can be assumed as [5],

$$\phi(x, y, z) = C_0(z) + C_1(z)x + C_2(z)y + C_3(z)x^2 + C_4(z)y^2 \quad (2)$$

For Full Depletion,

At $x=0, y=0$,

$$\phi(x, y, z) = C_0(z) = \phi_0(z)$$

At $x=0, y=0$,

$$\frac{d\phi(x,y,z)}{dx} = \frac{d\phi(x,y,z)}{dy} = C_1(z) = C_2(z) = 0$$

At $x = \frac{\sqrt{3}}{2} t_{si}$, $y=0$,

$$\frac{d\phi(x,y,z)}{dx} = \sqrt{3} t_{si} C_3(z) = \frac{\epsilon_{ox}}{\epsilon_{si} t_{ox}} (\phi_{gs} - \phi_s)$$

$$\text{Or } C_3(z) = \frac{\epsilon_{ox}}{\sqrt{3} t_{si} \epsilon_{si} t_{ox}} (\phi_{gs} - \phi_s)$$

At $x=0$, $y=t_{si}$,

$$\frac{d\phi(x,y,z)}{dy} = 2 t_{si} C_4(z) = \frac{\epsilon_{ox}}{\epsilon_{si} t_{ox}} (\phi_{gs} - \phi_s)$$

$$\text{Or } C_4(z) = \frac{\epsilon_{ox}}{2 t_{si} \epsilon_{si} t_{ox}} (\phi_{gs} - \phi_s)$$

Therefore,

$$\phi(x, y, z) = \phi_0(z) + \frac{\epsilon_{ox}}{\sqrt{3} t_{si} \epsilon_{si} t_{ox}} (\phi_{gs} - \phi_s) x^2 + \frac{\epsilon_{ox}}{2 t_{si} \epsilon_{si} t_{ox}} (\phi_{gs} - \phi_s) y^2 \quad (3)$$

$$\text{At } x=0, y=t_{si}, \phi(x, y, z) = \phi_s = \phi_0(z) + \frac{\epsilon_{ox}}{2 t_{si} \epsilon_{si} t_{ox}} (\phi_{gs} - \phi_s) (t_{si})^2$$

$$\text{Or } \phi_s \left(1 + \frac{\epsilon_{ox} t_{si}}{2 t_{ox} \epsilon_{si}}\right) = \phi_0(z) + \frac{\epsilon_{ox} t_{si}}{2 t_{ox} \epsilon_{si}} \phi_{gs}$$

$$\phi_s = \phi_0(z) \frac{2 t_{ox} \epsilon_{si}}{2 t_{ox} \epsilon_{si} + t_{si} \epsilon_{ox}} + \frac{\epsilon_{ox} t_{si}}{2 t_{ox} \epsilon_{si} + t_{si} \epsilon_{ox}} \phi_{gs} \quad (4)$$

Putting ϕ_s from (4) in (3),

$$\phi(x, y, z) = \phi_0(z) + \frac{2 \epsilon_{ox}}{\sqrt{3} t_{si} (2 t_{ox} \epsilon_{si} + t_{si} \epsilon_{ox})} (\phi_{gs} - \phi_0(z)) x^2 + \frac{\epsilon_{ox}}{t_{si} (2 t_{ox} \epsilon_{si} + t_{si} \epsilon_{ox})} (\phi_{gs} - \phi_0(z)) y^2 \quad (5)$$

Putting $\phi(x, y)$ from (5) in (1) and $y=0$,

$$\frac{d^2 \phi_0(z)}{dz^2} + \frac{4 \epsilon_{ox}}{\sqrt{3} t_{si} (2 t_{ox} \epsilon_{si} + t_{si} \epsilon_{ox})} (\phi_{gs} - \phi_0(z)) + \frac{2 \epsilon_{ox}}{t_{si} (2 t_{ox} \epsilon_{si} + t_{si} \epsilon_{ox})} (\phi_{gs} - \phi_0(z)) = \frac{qNa}{\epsilon_{si}}$$

$$\frac{d^2 \phi_0(z)}{dz^2} + \frac{(4 + 2\sqrt{3}) \epsilon_{ox}}{\sqrt{3} t_{si} (2 t_{ox} \epsilon_{si} + t_{si} \epsilon_{ox})} (\phi_{gs} - \phi_0(z)) = \frac{qNa}{\epsilon_{si}}$$

$$\text{Or } \frac{d^2 \phi_0(x)}{dx^2} + \frac{1}{\lambda^2} (\phi_{gs} - \phi_0(x)) = \frac{qNa}{\epsilon_{si}} \quad (6)$$

Where,

$$\lambda = \sqrt{\frac{\sqrt{3}t_{si}(2t_{ox}\epsilon_{si}+t_{si}\epsilon_{ox})}{(4+2\sqrt{3})\epsilon_{ox}}} \text{ is the scale length of the device .}$$

By solving (6), central potential can be obtained as [6]

$$\begin{aligned} \phi_0(x) = & \frac{\left(Vds + \left(\frac{qNa}{\epsilon_{si}} - \frac{1}{\lambda^2} \phi_{gs}\right)\lambda^2\right) e^{\frac{L}{\lambda}} - \left(\frac{qNa}{\epsilon_{si}} - \frac{1}{\lambda^2} \phi_{gs}\right)\lambda^2 e^{\frac{x}{\lambda}}}{\left(e^{2\frac{L}{\lambda}} - 1\right)} \\ & - \frac{\left(Vds + \left(\frac{qNa}{\epsilon_{si}} - \frac{1}{\lambda^2} \phi_{gs}\right)\lambda^2\right) e^{\frac{L}{\lambda}} - \left(\frac{qNa}{\epsilon_{si}} - \frac{1}{\lambda^2} \phi_{gs}\right)\lambda^2 e^{2\frac{L}{\lambda}}}{\left(e^{2\frac{L}{\lambda}} - 1\right)} e^{\frac{x}{\lambda}} \\ & - \left(\frac{qNa}{\epsilon_{si}} - \frac{1}{\lambda^2} \phi_{gs}\right)\lambda^2 \end{aligned}$$

III. RESULTS AND DISCUSSION

The variation of scale length with gate oxide thickness, side length of the hexagon and dielectric constant of gate dielectric is shown in fig2, fig3 and fig4 respectively. If side length decreases then channel thickness decreases which in turn decreases the values of scale length. Thus to design a shorter channel device the side length should be shortened. In fig3 it can be seen that to reduce channel length the gate oxide thickness also to be decreased. Use of high K dielectric can also minimize the channel length as shown in fig4. The variation of scale length with dielectric constant is nonlinear.

The central electrostatic potential profile for different values of channel Length, drain voltage, gate oxide thickness, side length and gate voltage are shown in fig5-fig9. The potential along channel length at the centre of mass of the hexagon which is equidistant from the midpoint of all the sides is plotted with position from source to drain. In the source end the potential is zero which decreases initially and then increases and become equals to drain voltage at the drain end of the channel. The longitudinal electric field variation with channel position in fig10. The transverse potential profile for different values of drain voltage, gate oxide thickness, channel length and gate voltage are shown in fig11-fig14. The electrostatic potential with respect to y-axis position starting from one vertex to the opposite vertex is plotted. In the full depletion band bending occurs throughout the thickness.




Fig2: Scale length variation with Gate oxide thickness




Fig3: Scale length variation with side length of the hexagon




Fig4: Scale length variation with Dielectric Constant




Fig5: Central potential variation of GAA (hexagonal cross-section) JLT for different value of Channel Length with $t_{si}=20\text{nm}$, $t_{ox}=2\text{nm}$, $V_{gs}=0\text{V}$, $V_{ds}=0\text{V}$ Gate oxide SiO_2 .




Fig6: Central potential variation of GAA (hexagonal cross-section) JLT for different value of V_{ds} with $t_{si}=20\text{nm}$, $t_{ox}=2\text{nm}$, $V_{gs}=0V$, Gate oxide SiO_2 .




Fig7: Central potential variation of GAA (hexagonal cross-section) JLT for different value of gate oxide thickness with $t_{si}=20\text{nm}$, $V_{gs}=0V$, $V_{ds}=0.1V$ Gate oxide SiO_2 .




Fig8: Central potential variation of GAA (hexagonal cross-section) JLT for different value of channel thickness $t_{ox}=2\text{nm}$, $L=30\text{nm}$, $V_{gs}=0\text{V}$, $V_{ds}=0.1\text{V}$ Gate oxide SiO_2 .




Fig10: Central Potential variation of GAA (hexagonal cross-section) JLT for $V_{gs} = -0.3\text{ V to }0.4\text{ V}$, stepping 0.1V with $t_{si}=20\text{nm}$, $t_{ox}=2\text{nm}$, $L=30\text{nm}$, $V_{ds}=0\text{V}$, Gate oxide SiO_2 .




Fig9: Longitudinal electric field variation of GAA (hexagonal cross-section) JLT for different value of V_{ds} with $t_{si}=20nm$, $t_{ox}=2nm$, $L=30nm$, $V_{gs}=0V$, Gate oxide SiO_2 .




Fig11: Transverse potential variation of GAA (hexagonal cross-section) JLT for different value of V_{ds} with $t_{si}=20nm$, $t_{ox}=2nm$, $L=30nm$, $V_{gs}=0V$, Gate oxide SiO_2 .




Fig12: Transverse potential variation of GAA (hexagonal cross-section) JLT for different value of Gate Oxide Thickness with $t_{si}=20\text{nm}$, $L=30\text{nm}$, $V_{gs}=0\text{V}$, $V_{ds}=0\text{V}$, Gate oxide SiO_2 .




Fig13: Transverse potential variation of GAA (hexagonal cross-section) JLT for different value of Channel length with $t_{si}=20\text{nm}$, $t_{ox}=2\text{nm}$, $V_{gs}=0\text{V}$, $V_{ds}=0\text{V}$ Gate oxide SiO_2 .




Fig14: Transverse Potential variation of GAA (hexagonal cross-section) JLT for $V_{gs} = -0.3$ V to 0.4 V, stepping 0.1 V with $t_{si}=20$ nm, $t_{ox}=2$ nm, $L=30$ nm, $V_{ds}=0$ V Gate oxide SiO_2 .

IV. CONCLUSION

The scale length expression for the GAA (regular hexagonal cross section) fully depleted JLT is obtained. Variation of scale length with gate oxide thickness, side length of the hexagon and dielectric constant are shown. The Transverse electrostatic potential profile is also shown for different values of gate oxide thickness, channel length and drain voltage and gate voltage. The central electrostatic potential profile for different values of gate oxide thickness, side length of the hexagon, Channel length, Drain voltage, gate voltage, is also shown. Longitudinal electric field profile for different value of drain voltage is also shown. It is seen that the scale length for the device decreases with decreasing side length and gate oxide thickness and increasing dielectric constant.

REFERENCES

- [1] Lee Chi-Woo, Afzalian Aryan, Akhavan Nima Dehdashti, Yan Ran, Ferain Isabelle, and Colinge Jean-Pierre, "Junctionless multigate field effect transistor" Applied Physics Letters 94, 053511, 2009
- [2] Gnani Elena, Gnudi Antonio, Reggiani Susanna, Baccarani Giorgio, "Theory of the Junctionless Nanowire FET", IEEE Transactions on Electron Devices, VOL. 58, NO. 9, September 2011 2903

- [3] Colinge J. P., Lee C.-W., Afzalian A., Akhavan N. D., Yan R, Ferain I., Razavi P., O'Neill B., Blake A., White M., Kelleher A.-M., McCarthy B., and Murphy R., "Nanowire transistors without junctions," *Nature Nanotechnology*, vol. 5, no. 3, pp. 225–229, Feb. 2010.
- [4] Colinge J.P., "Junctionless Transistors", IMFEDK, 2012IEEE
- [5] Colinge J.-P., "Multiple-gate SOI MOSFETs" ,*Solid-State Electronics* 48 (2004), Elsevier, 897–905
- [6] Teschl G, "Ordinary Differential Equations and Dynamical Systems", American Mathematical society
- [7] Yan R.H., Ourmazd A., Lee K.F., Scaling the Si MOSFET: from bulk to SOI to bulk, *IEEE Transactions on Electron Devices*, vol. 39, no. 7, p. 1704, 1992
- [8] Auth CP, Plummer JD, "Scaling Theory for Cylindrical, Fully-Depleted, Surrounding-Gate MOSFETs" *IEEE Electron Device Letters* 1997; 18:74.
- [9] Colinge J.P., Colinge C. A., "Physics of Semiconductor Devices", Kluwer Academic Publishers
- [10] Solankia Twinkal, Parmar Nilesh, "A Review paper: A Comprehensive study of Junctionless transistor", National Conference on Recent Trends in Engineering & Technology, 13-14 May 2011