|
International Journal of Electronic Networks, Devices and Fields (IJENDF)
Volume
4, Number 1 (2012)
CONTENTS
1-Bit Full-Adder cell with Optimized Delay for Energy- Efficient Arithmetic Applications pp. 1-7 Authors: Ms. Shilpa B. Darvesh and Ms. M. Parvathi
|
|
© All rights are reserved with Research India Publications Home Journals Contact
|